Abstract-This paper reports a novel frequency of 500MHz. In the following sections, gate-level dual-threshold static power the principle of GDSPOM is described first, optimization methodology (GDSPOM), followed by the performance of the test which is based on the static timing analysis multiplier circuit, discussion and conclusion. 
However, static power optimization of a multi-million gate design Fig. 1 Flow chart of the gate-level dualusing MTCMOS technology at the transistor threshold static power optimization level is difficult, while at the gate level it is methodology (GDSPOM) much easier to implement. Fig. 1 shows the flow chart of the gateIn this paper, a gate-level dual-threshold level dual-threshold static power optimization static power optimization methodology methodology (GDSPOM) used for designing (GDSPOM) using static timing analysis (STA) high-speed low-power SOC applications using is described. It will be shown that via two cell MTCMOS technology. As shown in the figure, libraries with different threshold voltages, the an RTL design is synthesized into gate-level design of a 16-bit multiplier circuit has been netlist of cells using CMOS devices with a optimized based on GDSPOM, having a 50%/ high-threshold voltage (HVT). Then, static less power consumption as compared to the timing analysis (STA) is performed to report a all-low threshold one at the operating list of cells that are required to swap from the ISCAS 2006 HVT type to the low-threshold (SVT) type to co meet timing constraints. Finally, cell-swapping X X script is executed to create the netlist of dualthreshold HVT/SVT cells and calculates the L2 LEVEL1 signal propagation delays of final static power consumption.
LEVEL2
STA is a key component in the flow of GDSPOM. STA breaks a design into a group LEVEL3 of timing paths and calculates the signal propagation delays of each path individually. 1LEVEL4 When a path's delay is greater than the L_l__ specified timing constraint, this path has a timing violation. cost value of 2; A_10_14, A_12_12, and A_13_10 have the cost value 3. Instead of is set to be 500MHz and 90nm Artisan cell randomly swapping cells from the HVT type to libraries are used in this experiment. As shown the SVT one, the cells with the most cost value in Fig. 3 , with the 2ns timing constraint, 5000 such as A_10 14, A_12 12, and A_13_10 will paths in the all-HVT multiplier fail the speed be targeted first. After changing these requirement. The negative slack means the bottleneck cells to SVT type, STA is performed overtime for a signal to travel from the input to again to calculate the propagation delay times, the output through a path. For instance, a path followed by the HVT/SVT cell swapping with -0.37ns slack under 2ns timing constraint procedure. The STA and HVT/SVT cell means that it takes 2.37ns to pass through this swapping procedures continue until all the path. timing paths meet the required timing constraints. multiplier. After performing the GDSPOM flow, seven cells have been swapped from HVT to Fig. 4 shows (a) the block diagram and (b) the SVT. The data arrival time of this path schematic view of the 16-bit multiplier design becomes I .92ns, which meets the operating optimized by GDSPOM using a 9Onm frequency constraint. Among three multipliers MTCMOS technology to have HVT (red) /SVT using all-HVT, all-SVT, and dual-threshold (blue) cells. Note that yellow paths are HVT/SVT cells, the ail-HVT one has the originally timing violated paths. Under a smallest power consumption of 51uW, not propagation delay constraint of 2ns, using meeting the speed requirement of 500MHz, GDSPOM, 352 out of 1715 cells are swapped while the all-SVT one has the largest-280uW. from HVT to SVT. A path between input IN2s Using the dual-threshold HVT/SVT cells (the 8th multiplicand bit) and output P23 (the adopting the GDSPOM flow, the power 23rd product bit) is randomly selected to consumption is 139uW, which is 50% less as demonstrate how the swapping of the cell compared to the all-SVT one, meeting the types has been used to resolve the timing operating frequency constraint. 
